US20080084339A1 - Communication channel with undersampled interpolative timing recovery - Google Patents
Communication channel with undersampled interpolative timing recovery Download PDFInfo
- Publication number
- US20080084339A1 US20080084339A1 US11/545,654 US54565406A US2008084339A1 US 20080084339 A1 US20080084339 A1 US 20080084339A1 US 54565406 A US54565406 A US 54565406A US 2008084339 A1 US2008084339 A1 US 2008084339A1
- Authority
- US
- United States
- Prior art keywords
- samples
- sampling
- continuous signal
- sequence
- rate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000011084 recovery Methods 0.000 title claims abstract description 12
- 238000004891 communication Methods 0.000 title description 10
- 238000005070 sampling Methods 0.000 claims abstract description 48
- 238000012545 processing Methods 0.000 claims abstract description 41
- 238000000034 method Methods 0.000 claims abstract description 22
- 230000004044 response Effects 0.000 claims abstract description 11
- 230000008569 process Effects 0.000 claims description 8
- 238000007476 Maximum Likelihood Methods 0.000 abstract description 5
- 238000001514 detection method Methods 0.000 abstract description 4
- 239000000523 sample Substances 0.000 description 14
- 238000013500 data storage Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 238000003780 insertion Methods 0.000 description 3
- 230000037431 insertion Effects 0.000 description 3
- 230000000737 periodic effect Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005236 sound signal Effects 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- ZLGYJAIAVPVCNF-UHFFFAOYSA-N 1,2,4-trichloro-5-(3,5-dichlorophenyl)benzene Chemical compound ClC1=CC(Cl)=CC(C=2C(=CC(Cl)=C(Cl)C=2)Cl)=C1 ZLGYJAIAVPVCNF-UHFFFAOYSA-N 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000002688 persistence Effects 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 238000007781 pre-processing Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 230000002463 transducing effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10037—A/D conversion, D/A conversion, sampling, slicing and digital quantisation or adjusting parameters thereof
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
- G11B20/10055—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter using partial response filtering when writing the signal to the medium or reading it therefrom
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B2220/00—Record carriers by type
- G11B2220/20—Disc-shaped record carriers
- G11B2220/25—Disc-shaped record carriers characterised in that the disc is based on a specific recording technology
- G11B2220/2508—Magnetic discs
- G11B2220/2516—Hard disks
Definitions
- the claimed invention relates generally to the field of data transmission systems and more particularly, but not by way of limitation, to a communication channel that employs undersampled interpolative timing to recover transmitted data.
- Communication channels are generally used to process transmitted data. Such channels are useful in a variety of applications, such as telecommunications systems and data storage devices.
- an input continuous (e.g., analog) signal is sampled to provide a corresponding series of discrete (e.g., digital) samples.
- a variety of data recovery techniques can then be applied to the discrete samples to reconstruct the informational content of the input signal.
- Such recovery techniques can include partial-response, maximum likelihood (PRML) and decision-feedback equalization (DFE).
- the well-known Nyquist criterion generally provides that all of the informational content of a continuous signal can be recovered through sampling if the sampling rate is at least twice the highest frequency content (bandwidth) of the signal. This minimum sampling rate (twice the highest frequency) is referred to as the Nyquist rate.
- CD Compact disc
- an original analog audio signal (e.g., a live performance) can be sampled at 44.1 kHz and the samples can be encoded and stored on a CD.
- the samples can be decoded and used to reconstruct an output analog signal that is fed to a speaker to produce a response that, to most hearers, is substantially indistinguishable from the original performance.
- Similar processing can be performed with other types of continuous signals such as composite video signals and transducer readback signals.
- Preferred embodiments of the present invention are generally directed to an apparatus and method for processing transmitted data.
- a communication channel includes a sampling circuit which performs lossy sampling of a continuous signal to provide a corresponding sequence of discrete samples at a sampling rate less than a Nyquist rate of the continuous signal.
- a processing circuit of the channel reconstructs an informational content of the continuous signal from the discrete samples.
- the processing circuit is further configured to insert at least one, and preferably multiple, additional samples into the sequence to increase an effective rate of said sampling, preferably to a level that meets or exceeds the Nyquist rate.
- An intermediate memory module preferably temporarily stores the samples in a memory space prior to reconstruction by the processing circuit. This allows the sampling and the subsequent processing to be decoupled and performed at different rates.
- the sampling circuit preferably comprises an analog-to-digital converter (ADC) of an analog front end (AFE).
- ADC analog-to-digital converter
- AFE analog front end
- DBE digital back end
- PRML partial-response, maximum-likelihood
- ITR iterative timing recovery
- FIG. 1 is an exploded view of a data storage device constructed and operated in accordance with preferred embodiments of the present invention.
- FIG. 2 is a generalized functional block diagram of the device of FIG. 1 .
- FIG. 3 provides a generalized functional block diagram of relevant portions of communication channel circuitry set forth in FIG. 2 in accordance with preferred embodiments.
- FIG. 4 is a waveform of informational (spectral power) content of continuous signals processed by the circuitry of FIG. 3 .
- FIG. 5 shows a simplified graphical representation of undersampling and the periodic insertion of additional samples by the circuitry of FIG. 3 .
- FIG. 6 is a functional representation of relevant portions of the interpolative timing recovery (ITR) block of FIG. 3 .
- FIG. 7 is a flow chart for a SIGNAL PROCESSING routine, generally illustrative of steps carried out in accordance with preferred embodiments of the present invention.
- FIG. 1 shows an exploded view of a data storage device 100 to provide an exemplary environment in which preferred embodiments of the present invention can be advantageously practiced.
- the device 100 is preferably characterized as a hard disc drive of the type used to store and retrieve digital data in a computer system or network, consumer device, etc.
- the device 100 includes a rigid, environmentally controlled housing 102 formed from a base deck 104 and a top cover 106 .
- a spindle motor 108 is mounted within the housing 102 to rotate a number of data storage media 110 at a relatively high speed.
- Data are arranged on the media 110 in concentric tracks which are accessed by a corresponding array of data transducing heads 112 .
- the heads 112 (transducers) are supported by an actuator 114 and moved across the media surfaces by application of current to a voice coil motor, VCM 116 .
- a flex circuit assembly 118 facilitates communication between the actuator 114 and control circuitry on an externally mounted printed circuit board, PCB 120 .
- control circuitry preferably includes an interface circuit 124 which communicates with a host device using a suitable interface protocol.
- a top level processor 126 provides top level control for the device 100 and is preferably characterized as a programmable, general purpose processor with suitable programming to direct the operation of the device 100 .
- a read/write channel 128 operates in conjunction with a preamplifier/driver circuit (preamp) 130 to write data to and to recover data from the discs 108 .
- the preamp 130 is preferably mounted to the actuator 114 as shown in FIG. 1 .
- a servo circuit 132 provides closed loop positional control for the heads 112 .
- the preamp 130 , R/W channel 128 and interface 124 generally form a communication channel path between the transducers 112 and the host device.
- a preferred construction for this communication channel is set forth at 140 in FIG. 3 .
- the channel 140 is generally characterized as having an analog front end (AFE) 142 , a digital back end (DBE) 144 , and an intermediary memory module (IMM) 146 .
- AFE analog front end
- DBE digital back end
- IMM intermediary memory module
- An input continuous signal is supplied to the preamp 130 via path 148 from a selected transducer 112 . While not limiting, in the present example this input signal is preferably characterized as an analog data readback signal obtained through the magnetic interaction between the transducer 112 and a corresponding track on the associated media surface.
- the signal on path 148 will generally comprise a frequency content associated with a rate at which data were initially written to the track, and will include pulses that correspond to magnetic transitions that were formed during the previous write operation.
- the transducers 112 each have a giant magneto-resistive (GMR) construction and the media 110 each support perpendicular recording techniques.
- GMR giant magneto-resistive
- the preamp 130 applies preamplification and other signal conditioning to the input signal to supply a preamplified signal to a variable gain amplifier (VGA) stage 150 .
- VGA variable gain amplifier
- the VGA 150 in conjunction with an adaptive low pass filter 152 and automatic gain control (AGC) stage 154 , carry out various equalization and anti-aliasing operations so as to substantially normalize the signal to a selected magnitude (voltage) range suitable for subsequent processing.
- AGC automatic gain control
- An analog phase lock loop (PLL) 156 provides closed loop timing and accommodates different recording frequencies at different locations on the media (such as through the use of zone based recording, ZBR). In this way, in the exemplary environment of the device 100 , it will be understood that readback signals from different radial locations (e.g., sets of tracks) will each have a different frequency spectrum due to different recording frequencies applied thereto.
- the normalized signal is next sampled by an analog-to-digital converter (ADC) 158 to provide a corresponding sequence of discrete (in this case multi-bit digital) samples.
- ADC analog-to-digital converter
- the ADC 158 is preferably configured to carry out lossy sampling; that is, the rate at which the ADC 158 samples the input signal is preferably selected to be less than the Nyquist rate for the input signal.
- the aforementioned AFE 142 preferably comprises at least the VGA 150 , filter 152 , AGC 154 , PLL 156 and ADC 158 .
- the output sequence of discrete samples is supplied to a memory device 160 for temporary storage therein.
- the samples are preferably sequentially indexed so as to maintain (or otherwise track) the samples in an order corresponding to an order in which the samples were received.
- a first-in-first-out (FIFO) block 162 is configured to sequentially output the samples as required by the DBE 144 .
- Memory allocation and control is carried out by a control block 164 , which also preferably establishes the lossy sampling rate of the ADC 158 .
- the aforementioned IMM 146 at least comprises the memory 160 , FIFO 162 and control block 164 .
- the aforementioned DBE 144 can take a number of configurations, and preferably comprises a finite impulse response (FIR) block 166 , an iterative timing recovery (ITR) block 168 , a decoder 170 , a digital PLL block 172 , an output buffer 174 and an on-the-fly error correction code (ECC) block 176 .
- FIR finite impulse response
- ITR iterative timing recovery
- decoder 170 e.g., a digital PLL block 172
- ECC on-the-fly error correction code
- the FIR 166 preferably utilizes a series of internal delay blocks and tap weight coefficient addition blocks to filter sequential groups of the samples to a selected class of partial-response waveforms, such as EPR4.
- the ITR 168 applies timing recovery functions including the periodic insertion of additional samples to the sequence as explained below.
- the decoder 170 decodes the processed sequence such as through the use of maximum-likelihood detection to provide encoded data values to the buffer 174 .
- Timing control is supplied by the digital PLL 172 .
- control inputs are supplied to both PLL circuits 156 , 172 by the control block 164 .
- the output samples placed in the buffer 174 are preferably processed by the ECC block 176 to detect and correct up to selected numbers of bit errors in the output sequence.
- the ECC block 176 concludes that there are no uncorrectable errors in the resulting processed data, the data are released for use by the host via path 178 . It will be understood that the output data on path 178 nominally have the same informational content as originally written to the media 110 .
- the IMM 146 serves to decouple the AFE 142 from the DBE 144 so that the downstream digital signal processing can take place at a rate different from the input rate of the upstream analog processing.
- the IMM 146 also provides at least some measure of “persistence” of the discrete samples in the channel 140 during such processing.
- FIG. 4 sets forth a graphical representation of a curve 180 generally representative of the frequency content associated with a given set of input continuous signals supplied to the circuitry of FIG. 3 .
- the curve 180 is plotted against a frequency domain x-axis 182 and an amplitude (power) y-axis 184 .
- the variable f CH corresponds to the Nyquist frequency of the channel 140 and nominally represents twice the highest frequency component of the signal 180 .
- the value f CH /2 thus corresponds to the highest frequency component of the input continuous signal.
- the Nyquist rate R N is 1/f CH .
- the curve 180 is shown to be essentially bandlimited at f CH /2 (i.e., there are no frequencies of interest higher than f CH /2).
- f CH /2 can describe a conventional upper cutoff point for the frequencies of interest (such as a ⁇ 3 dB point, etc.).
- the input continuous signal on path 148 has higher frequency components than that represented in FIG. 4 , in some embodiments such can be removed by operation of the low pass filter 152 .
- FIG. 4 further shows a frequency f S less than f CH /2.
- the frequency f S is a sampling frequency at which samples are obtained by the ADC 158 (R S is the sampling rate and equals 1/f S ). This provides lossy sampling to the extent that the informational content of portion 186 below curve 180 and between f S and f CH /2 will generally not be reflected in the discrete samples. However, the portion 186 represents a relatively small area as compared to the entire informational content represented by curve 180 .
- the extent to which the actual sampling rate can be made less than the Nyquist rate (e.g., f S ⁇ f CH /2) will depend on various factors, including the frequency spectrum of the continuous signal and the decoding capabilities of the DBE 144 .
- an exemplary undersampling value is contemplated as being on the order of about 95%, while other values higher or lower than this value can be utilized as well.
- FIG. 5 provides a simplified graphical representation of a portion of a continuous signal 190 processed by the circuitry of FIG. 3 , plotted against an elapsed time x-axis 192 and a signal amplitude y-axis 194 .
- a first set of samples at the Nyquist frequency f CH /2 are represented at 196 and are marked by dashed lines and circular dots.
- a second set of samples at the lossy sampling frequency f S are represented at 198 and are marked by dotted lines and diamond shaped dots.
- the f CH /2 samples are shown merely for reference; such samples are not preferably taken during operation of the circuitry of FIG. 3 .
- the circuitry of FIG. 3 preferably operates to insert an additional sample within the sequence, as indicated by inserted sample 202 (shown by dot-dash line and white triangle dot). It can be seen that the additional sample serves to increase the effective sampling rate of the sequence of discrete samples provided to the DBE 144 . Although not limiting, in preferred embodiments the number and frequency of these additional samples 202 are provided in order to bring the effective sampling rate to a level that is equal to or greater than the Nyquist rate.
- FIG. 6 shows relevant portions of the ITR block 168 of FIG. 3 .
- a digital PLL clock signal is input from PLL 172 on path 204 to an adder block 206 .
- a wrap function block 208 generally tracks the polarity of the fS samples and provides a corresponding output ⁇ (block 210 ) that serves as an entry to a lookup table 212 .
- the table 212 outputs on path 214 the corresponding set of tap weight coefficients suitable for use by the FIR 166 for the associated samples.
- the output coefficients are further supplied as an input to the adder 206 .
- the wrap block 208 detects when an additional sample is required, and provides an indication via path 216 to the control block 164 .
- the control block 164 temporarily halts the release of the next sample from FIFO 162 and instructs the FIR 166 to perform a second processing pass using the then existing samples with the new coefficients supplied via path 214 .
- the ITR 168 serves to effectively insert an interpolated sample into the sequence.
- Other methodologies for periodically inserting samples into the sequence can readily be used, however, including randomly generated samples, samples at a fixed magnitude with polarity selected in relation to the two immediately adjacent samples, samples generated in view of averages of multiple adjacent samples, and so on.
- Undersampling the input signal in this way can provide several important operational advantages, including reduced power and processing requirements of the circuitry, lower clock speeds, and reduced memory (buffering) capacity for the IMM 146 .
- Higher frequency input signals can also be accommodated since the processing rate limitations of the DBE 144 are not tied to the Nyquist frequency of the input signal.
- FIG. 7 provides a flow chart for a SIGNAL PROCESSING routine 300 , generally illustrative of steps carried out in accordance with preferred embodiments of the present invention.
- a continuous signal is first received, such as at path 148 in FIG. 3 .
- This step can preferably include a number of signal pre-processing operations such as carried out by the VGA 150 , filter 152 and AGC 154 .
- the continuous signal is next sampled at step 304 at a sample rate that is less than the Nyquist rate to provide a corresponding sequence of discrete samples.
- a sampling circuit such as the AGC 158 of FIG. 3 in the manner discussed above to provide lossy sampling of the input signal.
- the sequence of discrete samples is preferably stored in a memory space such as in the IMM 146 .
- the samples are further preferably indexed so as to track the order in which the samples are received. Because of the decoupling provided by the IMM 146 . As mentioned previously, the subsequent processing of these samples can take place in an order different from the order in which the samples were received.
- the samples are processed by a processing circuit to reconstruct an informational content of the input signal.
- the processing circuit is preferably exemplified by the DBE 144 , but this is not limiting; rather, the processing circuit can take any number of forms depending on the requirements of a given application, and can be realized in programming code executable by a programmable processor, in hardware, etc.
- the processing step 308 preferably includes the periodic insertion of additional samples into the sequence in order to reduce the effects of the lossy sampling of step 304 .
- the number of samples inserted into the sequence is sufficient to approximate or exceed the Nyquist rate.
- Nyquist rate will be given its ordinary and customary meaning as set forth herein and as understood by a skilled artisan as the minimum sampling rate at which recovery of the informational content of a continuous signal can be theoretically achieved from such sampling in accordance with the Nyquist criterion, apart from any additional post-processing such as disclosed herein.
- continuous signal will be defined broadly in accordance with its ordinary and customary meaning as set forth herein and as understood by a skilled artisan as a signal having a varying quantity that can be expressed as a continuous function of an independent variable such as time.
Abstract
Description
- The claimed invention relates generally to the field of data transmission systems and more particularly, but not by way of limitation, to a communication channel that employs undersampled interpolative timing to recover transmitted data.
- Communication channels are generally used to process transmitted data. Such channels are useful in a variety of applications, such as telecommunications systems and data storage devices.
- In some communication channels, an input continuous (e.g., analog) signal is sampled to provide a corresponding series of discrete (e.g., digital) samples. A variety of data recovery techniques can then be applied to the discrete samples to reconstruct the informational content of the input signal. Such recovery techniques can include partial-response, maximum likelihood (PRML) and decision-feedback equalization (DFE).
- While it would appear that some informational content of the original input signal would be lost by converting the input signal to a series of discrete samples, this is not necessarily the case. The well-known Nyquist criterion generally provides that all of the informational content of a continuous signal can be recovered through sampling if the sampling rate is at least twice the highest frequency content (bandwidth) of the signal. This minimum sampling rate (twice the highest frequency) is referred to as the Nyquist rate.
- By way of illustration, it is well known that the upper frequency response of the human ear is on the order of about 20 kHz; that is, humans generally cannot hear frequencies above this upper frequency threshold. Compact disc (CD) audio specifications sample original continuous audio signals at a nominal sampling rate of about 44.1 kHz, which is slightly above twice this upper frequency response (e.g., 40 kHz).
- In this way, an original analog audio signal (e.g., a live performance) can be sampled at 44.1 kHz and the samples can be encoded and stored on a CD. During subsequent playback of the CD, the samples can be decoded and used to reconstruct an output analog signal that is fed to a speaker to produce a response that, to most hearers, is substantially indistinguishable from the original performance. Similar processing can be performed with other types of continuous signals such as composite video signals and transducer readback signals.
- While communication channels that sample at or above the Nyquist rate have been found operable, there nevertheless remains a continued need for improvements in the art to provide channels that carry out signal processing with increased levels of performance. It is to these and other improvements that preferred embodiments of the present invention are generally directed.
- Preferred embodiments of the present invention are generally directed to an apparatus and method for processing transmitted data.
- In accordance with preferred embodiments, a communication channel includes a sampling circuit which performs lossy sampling of a continuous signal to provide a corresponding sequence of discrete samples at a sampling rate less than a Nyquist rate of the continuous signal.
- A processing circuit of the channel reconstructs an informational content of the continuous signal from the discrete samples. The processing circuit is further configured to insert at least one, and preferably multiple, additional samples into the sequence to increase an effective rate of said sampling, preferably to a level that meets or exceeds the Nyquist rate.
- An intermediate memory module preferably temporarily stores the samples in a memory space prior to reconstruction by the processing circuit. This allows the sampling and the subsequent processing to be decoupled and performed at different rates.
- The sampling circuit preferably comprises an analog-to-digital converter (ADC) of an analog front end (AFE). The processing circuit preferably comprises a digital back end (DBE) employing partial-response, maximum-likelihood (PRML) detection. The additional samples are preferably provided by an iterative timing recovery (ITR) block of the DBE.
- These and various other features and advantages which characterize the claimed invention will become apparent upon reading the following detailed description and upon reviewing the associated drawings.
-
FIG. 1 is an exploded view of a data storage device constructed and operated in accordance with preferred embodiments of the present invention. -
FIG. 2 is a generalized functional block diagram of the device ofFIG. 1 . -
FIG. 3 provides a generalized functional block diagram of relevant portions of communication channel circuitry set forth inFIG. 2 in accordance with preferred embodiments. -
FIG. 4 is a waveform of informational (spectral power) content of continuous signals processed by the circuitry ofFIG. 3 . -
FIG. 5 shows a simplified graphical representation of undersampling and the periodic insertion of additional samples by the circuitry ofFIG. 3 . -
FIG. 6 is a functional representation of relevant portions of the interpolative timing recovery (ITR) block ofFIG. 3 . -
FIG. 7 is a flow chart for a SIGNAL PROCESSING routine, generally illustrative of steps carried out in accordance with preferred embodiments of the present invention. -
FIG. 1 shows an exploded view of adata storage device 100 to provide an exemplary environment in which preferred embodiments of the present invention can be advantageously practiced. Thedevice 100 is preferably characterized as a hard disc drive of the type used to store and retrieve digital data in a computer system or network, consumer device, etc. - The
device 100 includes a rigid, environmentally controlledhousing 102 formed from abase deck 104 and atop cover 106. Aspindle motor 108 is mounted within thehousing 102 to rotate a number ofdata storage media 110 at a relatively high speed. - Data are arranged on the
media 110 in concentric tracks which are accessed by a corresponding array of data transducingheads 112. The heads 112 (transducers) are supported by anactuator 114 and moved across the media surfaces by application of current to a voice coil motor,VCM 116. Aflex circuit assembly 118 facilitates communication between theactuator 114 and control circuitry on an externally mounted printed circuit board,PCB 120. - As shown in
FIG. 2 , the control circuitry preferably includes aninterface circuit 124 which communicates with a host device using a suitable interface protocol. Atop level processor 126 provides top level control for thedevice 100 and is preferably characterized as a programmable, general purpose processor with suitable programming to direct the operation of thedevice 100. - A read/write
channel 128 operates in conjunction with a preamplifier/driver circuit (preamp) 130 to write data to and to recover data from thediscs 108. Thepreamp 130 is preferably mounted to theactuator 114 as shown inFIG. 1 . Aservo circuit 132 provides closed loop positional control for theheads 112. - The
preamp 130, R/W channel 128 andinterface 124 generally form a communication channel path between thetransducers 112 and the host device. A preferred construction for this communication channel is set forth at 140 inFIG. 3 . From a top level standpoint, thechannel 140 is generally characterized as having an analog front end (AFE) 142, a digital back end (DBE) 144, and an intermediary memory module (IMM) 146. - An input continuous signal is supplied to the
preamp 130 viapath 148 from aselected transducer 112. While not limiting, in the present example this input signal is preferably characterized as an analog data readback signal obtained through the magnetic interaction between thetransducer 112 and a corresponding track on the associated media surface. - The signal on
path 148 will generally comprise a frequency content associated with a rate at which data were initially written to the track, and will include pulses that correspond to magnetic transitions that were formed during the previous write operation. Although not limiting, it is contemplated that thetransducers 112 each have a giant magneto-resistive (GMR) construction and themedia 110 each support perpendicular recording techniques. - The
preamp 130 applies preamplification and other signal conditioning to the input signal to supply a preamplified signal to a variable gain amplifier (VGA)stage 150. TheVGA 150, in conjunction with an adaptivelow pass filter 152 and automatic gain control (AGC)stage 154, carry out various equalization and anti-aliasing operations so as to substantially normalize the signal to a selected magnitude (voltage) range suitable for subsequent processing. - An analog phase lock loop (PLL) 156 provides closed loop timing and accommodates different recording frequencies at different locations on the media (such as through the use of zone based recording, ZBR). In this way, in the exemplary environment of the
device 100, it will be understood that readback signals from different radial locations (e.g., sets of tracks) will each have a different frequency spectrum due to different recording frequencies applied thereto. - The normalized signal is next sampled by an analog-to-digital converter (ADC) 158 to provide a corresponding sequence of discrete (in this case multi-bit digital) samples. As explained in greater detail below, the
ADC 158 is preferably configured to carry out lossy sampling; that is, the rate at which theADC 158 samples the input signal is preferably selected to be less than the Nyquist rate for the input signal. For reference, the aforementioned AFE 142 preferably comprises at least theVGA 150,filter 152, AGC 154, PLL 156 and ADC 158. - The output sequence of discrete samples is supplied to a
memory device 160 for temporary storage therein. The samples are preferably sequentially indexed so as to maintain (or otherwise track) the samples in an order corresponding to an order in which the samples were received. A first-in-first-out (FIFO) block 162 is configured to sequentially output the samples as required by theDBE 144. - Memory allocation and control is carried out by a
control block 164, which also preferably establishes the lossy sampling rate of theADC 158. For reference, theaforementioned IMM 146 at least comprises thememory 160,FIFO 162 andcontrol block 164. - The
aforementioned DBE 144 can take a number of configurations, and preferably comprises a finite impulse response (FIR) block 166, an iterative timing recovery (ITR) block 168, adecoder 170, adigital PLL block 172, anoutput buffer 174 and an on-the-fly error correction code (ECC)block 176. While a variety of digital signal processing techniques can be utilized, the FIR 166 preferably utilizes a series of internal delay blocks and tap weight coefficient addition blocks to filter sequential groups of the samples to a selected class of partial-response waveforms, such as EPR4. - The
ITR 168 applies timing recovery functions including the periodic insertion of additional samples to the sequence as explained below. Thedecoder 170 decodes the processed sequence such as through the use of maximum-likelihood detection to provide encoded data values to thebuffer 174. Timing control is supplied by thedigital PLL 172. Although not shown inFIG. 3 , control inputs are supplied to bothPLL circuits control block 164. - The output samples placed in the
buffer 174 are preferably processed by the ECC block 176 to detect and correct up to selected numbers of bit errors in the output sequence. When theECC block 176 concludes that there are no uncorrectable errors in the resulting processed data, the data are released for use by the host viapath 178. It will be understood that the output data onpath 178 nominally have the same informational content as originally written to themedia 110. - The
IMM 146 serves to decouple theAFE 142 from theDBE 144 so that the downstream digital signal processing can take place at a rate different from the input rate of the upstream analog processing. TheIMM 146 also provides at least some measure of “persistence” of the discrete samples in thechannel 140 during such processing. - This advantageously allows the samples to be processed by the
DBE 144 in an order that is different from an order in which the samples were received. This also supports the reintroduction of selected sets of samples to theDBE 144 for processing using different parametric settings when a prior pass was unsuccessful in correctly decoding the samples. -
FIG. 4 sets forth a graphical representation of acurve 180 generally representative of the frequency content associated with a given set of input continuous signals supplied to the circuitry ofFIG. 3 . Thecurve 180 is plotted against afrequency domain x-axis 182 and an amplitude (power) y-axis 184. - The variable fCH corresponds to the Nyquist frequency of the
channel 140 and nominally represents twice the highest frequency component of thesignal 180. The value fCH/2 thus corresponds to the highest frequency component of the input continuous signal. The Nyquist rate RN is 1/fCH. - At this point it will be noted that the
curve 180 is shown to be essentially bandlimited at fCH/2 (i.e., there are no frequencies of interest higher than fCH/2). Alternatively, fCH/2 can describe a conventional upper cutoff point for the frequencies of interest (such as a −3 dB point, etc.). For reference, to the extent that the input continuous signal onpath 148 has higher frequency components than that represented inFIG. 4 , in some embodiments such can be removed by operation of thelow pass filter 152. -
FIG. 4 further shows a frequency fS less than fCH/2. The frequency fS is a sampling frequency at which samples are obtained by the ADC 158 (RS is the sampling rate and equals 1/fS). This provides lossy sampling to the extent that the informational content ofportion 186 belowcurve 180 and between fS and fCH/2 will generally not be reflected in the discrete samples. However, theportion 186 represents a relatively small area as compared to the entire informational content represented bycurve 180. - The extent to which the actual sampling rate can be made less than the Nyquist rate (e.g., fS<fCH/2) will depend on various factors, including the frequency spectrum of the continuous signal and the decoding capabilities of the
DBE 144. In the present case, an exemplary undersampling value is contemplated as being on the order of about 95%, while other values higher or lower than this value can be utilized as well. Those skilled in the art will recognize that undersampling at 95% of the Nyquist rate will generally provide 19 discrete samples over a given time interval for which 20 samples would have satisfied the Nyquist criterion (e.g., 19/20=0.95). -
FIG. 5 provides a simplified graphical representation of a portion of acontinuous signal 190 processed by the circuitry ofFIG. 3 , plotted against an elapsedtime x-axis 192 and a signal amplitude y-axis 194. A first set of samples at the Nyquist frequency fCH/2 are represented at 196 and are marked by dashed lines and circular dots. A second set of samples at the lossy sampling frequency fS are represented at 198 and are marked by dotted lines and diamond shaped dots. For clarity, the fCH/2 samples are shown merely for reference; such samples are not preferably taken during operation of the circuitry ofFIG. 3 . - Depending on the relationship between fS and fCH/2, it is contemplated that most of the time there will be a one-to-one correspondence between each fS sample and a corresponding fCH/2 sample. Stated another way, as shown in
FIG. 5 , there will usually be one fCH/2 sample between each successive pair of fS samples. Every so often, however, there will be an interval in which two successive fCH/2 samples would appear without an intervening fS sample, such as shown atinterval 200. - In such case, the circuitry of
FIG. 3 preferably operates to insert an additional sample within the sequence, as indicated by inserted sample 202 (shown by dot-dash line and white triangle dot). It can be seen that the additional sample serves to increase the effective sampling rate of the sequence of discrete samples provided to theDBE 144. Although not limiting, in preferred embodiments the number and frequency of theseadditional samples 202 are provided in order to bring the effective sampling rate to a level that is equal to or greater than the Nyquist rate. - A preferred manner in which additional samples such as 202 are generated and inserted is set forth by
FIG. 6 , which shows relevant portions of the ITR block 168 ofFIG. 3 . A digital PLL clock signal is input fromPLL 172 onpath 204 to anadder block 206. Awrap function block 208 generally tracks the polarity of the fS samples and provides a corresponding output τ (block 210) that serves as an entry to a lookup table 212. - The table 212 outputs on
path 214 the corresponding set of tap weight coefficients suitable for use by the FIR 166 for the associated samples. The output coefficients are further supplied as an input to theadder 206. - Preferably, the
wrap block 208 detects when an additional sample is required, and provides an indication viapath 216 to thecontrol block 164. In response, the control block 164 temporarily halts the release of the next sample fromFIFO 162 and instructs the FIR 166 to perform a second processing pass using the then existing samples with the new coefficients supplied viapath 214. - In this way, the
ITR 168 serves to effectively insert an interpolated sample into the sequence. Other methodologies for periodically inserting samples into the sequence can readily be used, however, including randomly generated samples, samples at a fixed magnitude with polarity selected in relation to the two immediately adjacent samples, samples generated in view of averages of multiple adjacent samples, and so on. - It will be noted at this point that irrespective of the manner in which the inserted samples are generated, such samples will not provide the same level of data integrity as would be supplied if the input signal were sampled by the ADC at (or above) the Nyquist rate. However, it is contemplated in that in many applications the ability of the maximum likelihood (or similar) detection operations such as by
decoder 170, along with the ECC functions ofblock 176 will facilitate a true indication of the original informational content in the output data. - Undersampling the input signal in this way can provide several important operational advantages, including reduced power and processing requirements of the circuitry, lower clock speeds, and reduced memory (buffering) capacity for the
IMM 146. Higher frequency input signals can also be accommodated since the processing rate limitations of theDBE 144 are not tied to the Nyquist frequency of the input signal. -
FIG. 7 provides a flow chart for aSIGNAL PROCESSING routine 300, generally illustrative of steps carried out in accordance with preferred embodiments of the present invention. - At
step 302, a continuous signal is first received, such as atpath 148 inFIG. 3 . This step can preferably include a number of signal pre-processing operations such as carried out by theVGA 150,filter 152 andAGC 154. - The continuous signal is next sampled at
step 304 at a sample rate that is less than the Nyquist rate to provide a corresponding sequence of discrete samples. This is preferably carried out by a sampling circuit such as theAGC 158 ofFIG. 3 in the manner discussed above to provide lossy sampling of the input signal. - As shown by
step 306, the sequence of discrete samples is preferably stored in a memory space such as in theIMM 146. The samples are further preferably indexed so as to track the order in which the samples are received. Because of the decoupling provided by theIMM 146. As mentioned previously, the subsequent processing of these samples can take place in an order different from the order in which the samples were received. - At
step 308, the samples are processed by a processing circuit to reconstruct an informational content of the input signal. The processing circuit is preferably exemplified by theDBE 144, but this is not limiting; rather, the processing circuit can take any number of forms depending on the requirements of a given application, and can be realized in programming code executable by a programmable processor, in hardware, etc. - The
processing step 308 preferably includes the periodic insertion of additional samples into the sequence in order to reduce the effects of the lossy sampling ofstep 304. Preferably, the number of samples inserted into the sequence is sufficient to approximate or exceed the Nyquist rate. The process then ends atstep 310. - While preferred embodiments have been presented herein in the environment of a data storage device, such is merely for purposes of illustration and is not limiting. The claimed invention can be embodied in any number of different types of environments and can process any number of different types of signals, including audio, video, graphics, parametric data, and so on.
- For purposes of the appended claims, the phrase “Nyquist rate” will be given its ordinary and customary meaning as set forth herein and as understood by a skilled artisan as the minimum sampling rate at which recovery of the informational content of a continuous signal can be theoretically achieved from such sampling in accordance with the Nyquist criterion, apart from any additional post-processing such as disclosed herein.
- Similarly, the phrase “continuous signal” will be defined broadly in accordance with its ordinary and customary meaning as set forth herein and as understood by a skilled artisan as a signal having a varying quantity that can be expressed as a continuous function of an independent variable such as time.
- It is to be understood that even though numerous characteristics and advantages of various embodiments of the present invention have been set forth in the foregoing description, together with details of the structure and function of various embodiments of the invention, this detailed description is illustrative only, and changes may be made in detail, especially in matters of structure and arrangements of parts within the principles of the present invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed. For example, the particular elements may vary depending on the particular control environment without departing from the spirit and scope of the present invention.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/545,654 US7365671B1 (en) | 2006-10-10 | 2006-10-10 | Communication channel with undersampled interpolative timing recovery |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/545,654 US7365671B1 (en) | 2006-10-10 | 2006-10-10 | Communication channel with undersampled interpolative timing recovery |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080084339A1 true US20080084339A1 (en) | 2008-04-10 |
US7365671B1 US7365671B1 (en) | 2008-04-29 |
Family
ID=39274574
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/545,654 Expired - Fee Related US7365671B1 (en) | 2006-10-10 | 2006-10-10 | Communication channel with undersampled interpolative timing recovery |
Country Status (1)
Country | Link |
---|---|
US (1) | US7365671B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090213917A1 (en) * | 2008-02-21 | 2009-08-27 | Honeywell International Inc. | Self-calibrating signal reconstruction system |
Families Citing this family (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007132457A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Combined distortion estimation and error correction coding for memory devices |
WO2007132456A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Memory device with adaptive capacity |
WO2007132453A2 (en) | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Distortion estimation and cancellation in memory devices |
WO2008053472A2 (en) | 2006-10-30 | 2008-05-08 | Anobit Technologies Ltd. | Reading memory cells using multiple thresholds |
WO2008068747A2 (en) | 2006-12-03 | 2008-06-12 | Anobit Technologies Ltd. | Automatic defect management in memory devices |
US8151166B2 (en) | 2007-01-24 | 2012-04-03 | Anobit Technologies Ltd. | Reduction of back pattern dependency effects in memory devices |
WO2008111058A2 (en) | 2007-03-12 | 2008-09-18 | Anobit Technologies Ltd. | Adaptive estimation of memory cell read thresholds |
US20080279311A1 (en) * | 2007-05-07 | 2008-11-13 | Roger Lee Jungerman | AD Converter Bandwidth Enhancement Using An IQ Demodulator And Low Frequency Cross-Over Network |
US8234545B2 (en) | 2007-05-12 | 2012-07-31 | Apple Inc. | Data storage with incremental redundancy |
US8429493B2 (en) | 2007-05-12 | 2013-04-23 | Apple Inc. | Memory device with internal signap processing unit |
US8259497B2 (en) | 2007-08-06 | 2012-09-04 | Apple Inc. | Programming schemes for multi-level analog memory cells |
US8174905B2 (en) | 2007-09-19 | 2012-05-08 | Anobit Technologies Ltd. | Programming orders for reducing distortion in arrays of multi-level analog memory cells |
US7466247B1 (en) * | 2007-10-04 | 2008-12-16 | Lecroy Corporation | Fractional-decimation signal processing |
WO2009050703A2 (en) | 2007-10-19 | 2009-04-23 | Anobit Technologies | Data storage in analog memory cell arrays having erase failures |
WO2009063450A2 (en) | 2007-11-13 | 2009-05-22 | Anobit Technologies | Optimized selection of memory units in multi-unit memory devices |
US8225181B2 (en) * | 2007-11-30 | 2012-07-17 | Apple Inc. | Efficient re-read operations from memory devices |
US8209588B2 (en) | 2007-12-12 | 2012-06-26 | Anobit Technologies Ltd. | Efficient interference cancellation in analog memory cell arrays |
US8156398B2 (en) | 2008-02-05 | 2012-04-10 | Anobit Technologies Ltd. | Parameter estimation based on error correction code parity check equations |
JP5239387B2 (en) * | 2008-02-21 | 2013-07-17 | 株式会社Jvcケンウッド | Data conversion apparatus, program, and method |
US8230300B2 (en) | 2008-03-07 | 2012-07-24 | Apple Inc. | Efficient readout from analog memory cells using data compression |
US8400858B2 (en) | 2008-03-18 | 2013-03-19 | Apple Inc. | Memory device with reduced sense time readout |
US8493783B2 (en) | 2008-03-18 | 2013-07-23 | Apple Inc. | Memory device readout using multiple sense times |
US7995388B1 (en) | 2008-08-05 | 2011-08-09 | Anobit Technologies Ltd. | Data storage using modified voltages |
US8169825B1 (en) | 2008-09-02 | 2012-05-01 | Anobit Technologies Ltd. | Reliable data storage in analog memory cells subjected to long retention periods |
US8949684B1 (en) | 2008-09-02 | 2015-02-03 | Apple Inc. | Segmented data storage |
US8482978B1 (en) | 2008-09-14 | 2013-07-09 | Apple Inc. | Estimation of memory cell read thresholds by sampling inside programming level distribution intervals |
US8239734B1 (en) | 2008-10-15 | 2012-08-07 | Apple Inc. | Efficient data storage in storage device arrays |
US8261159B1 (en) | 2008-10-30 | 2012-09-04 | Apple, Inc. | Data scrambling schemes for memory devices |
US8208304B2 (en) | 2008-11-16 | 2012-06-26 | Anobit Technologies Ltd. | Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N |
US8248831B2 (en) | 2008-12-31 | 2012-08-21 | Apple Inc. | Rejuvenation of analog memory cells |
US8397131B1 (en) | 2008-12-31 | 2013-03-12 | Apple Inc. | Efficient readout schemes for analog memory cell devices |
US8924661B1 (en) | 2009-01-18 | 2014-12-30 | Apple Inc. | Memory system including a controller and processors associated with memory devices |
US8228701B2 (en) | 2009-03-01 | 2012-07-24 | Apple Inc. | Selective activation of programming schemes in analog memory cell arrays |
US8259506B1 (en) | 2009-03-25 | 2012-09-04 | Apple Inc. | Database of memory read thresholds |
US8832354B2 (en) | 2009-03-25 | 2014-09-09 | Apple Inc. | Use of host system resources by memory controller |
US8238157B1 (en) | 2009-04-12 | 2012-08-07 | Apple Inc. | Selective re-programming of analog memory cells |
US8479080B1 (en) | 2009-07-12 | 2013-07-02 | Apple Inc. | Adaptive over-provisioning in memory systems |
US8495465B1 (en) | 2009-10-15 | 2013-07-23 | Apple Inc. | Error correction coding over multiple memory pages |
US8677054B1 (en) | 2009-12-16 | 2014-03-18 | Apple Inc. | Memory management schemes for non-volatile memory devices |
US8694814B1 (en) | 2010-01-10 | 2014-04-08 | Apple Inc. | Reuse of host hibernation storage space by memory controller |
US8677203B1 (en) | 2010-01-11 | 2014-03-18 | Apple Inc. | Redundant data storage schemes for multi-die memory systems |
US8694853B1 (en) | 2010-05-04 | 2014-04-08 | Apple Inc. | Read commands for reading interfering memory cells |
US8572423B1 (en) | 2010-06-22 | 2013-10-29 | Apple Inc. | Reducing peak current in memory systems |
US8595591B1 (en) | 2010-07-11 | 2013-11-26 | Apple Inc. | Interference-aware assignment of programming levels in analog memory cells |
US9104580B1 (en) | 2010-07-27 | 2015-08-11 | Apple Inc. | Cache memory for hybrid disk drives |
US8645794B1 (en) | 2010-07-31 | 2014-02-04 | Apple Inc. | Data storage in analog memory cells using a non-integer number of bits per cell |
US8856475B1 (en) | 2010-08-01 | 2014-10-07 | Apple Inc. | Efficient selection of memory blocks for compaction |
US8493781B1 (en) | 2010-08-12 | 2013-07-23 | Apple Inc. | Interference mitigation using individual word line erasure operations |
US8694854B1 (en) | 2010-08-17 | 2014-04-08 | Apple Inc. | Read threshold setting based on soft readout statistics |
US9021181B1 (en) | 2010-09-27 | 2015-04-28 | Apple Inc. | Memory management for unifying memory cell conditions by using maximum time intervals |
US11556416B2 (en) | 2021-05-05 | 2023-01-17 | Apple Inc. | Controlling memory readout reliability and throughput by adjusting distance between read thresholds |
US11847342B2 (en) | 2021-07-28 | 2023-12-19 | Apple Inc. | Efficient transfer of hard data and confidence levels in reading a nonvolatile memory |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5099194A (en) * | 1991-03-06 | 1992-03-24 | The United States Of America As Represented By The Secretary Of The Air Force | Digital frequency measurement receiver with bandwidth improvement through multiple sampling of real signals |
US5543792A (en) * | 1994-10-04 | 1996-08-06 | International Business Machines Corporation | Method and apparatus to enhance the efficiency of storing digitized analog signals |
US5693885A (en) * | 1996-06-10 | 1997-12-02 | Wavefield Image, Inc. | Sampling and reconstruction of propagating wavefields |
US6032284A (en) * | 1997-03-12 | 2000-02-29 | Cirrus Logic, Inc. | Trellis coding system for disc storage systems |
US6084916A (en) * | 1997-07-14 | 2000-07-04 | Vlsi Technology, Inc. | Receiver sample rate frequency adjustment for sample rate conversion between asynchronous digital systems |
US6084924A (en) * | 1998-03-13 | 2000-07-04 | International Business Machines Corporation | Asynchronous low sampling rate read channel using combination midpoint and linear interpolation |
US6249395B1 (en) * | 1998-12-08 | 2001-06-19 | Stmicroelectronics, N.V. | Data recovery system particularly for systems utilizing partial response maximum likelihood detection |
US6252464B1 (en) * | 1999-10-06 | 2001-06-26 | Cubic Defense Systems, Inc. | Numerically-controlled nyquist-boundary hopping frequency synthesizer |
US6606047B1 (en) * | 1998-05-20 | 2003-08-12 | Stmicroelectronics Nv | Methods and apparatus for estimating clipped samples during analog to digital conversion |
US6727837B2 (en) * | 1999-07-09 | 2004-04-27 | Kromos Communications, Inc. | Method and a system of acquiring local signal behavior parameters for representing and processing a signal |
US6810266B1 (en) * | 1999-11-16 | 2004-10-26 | Freescale Semiconductor, Inc. | Digitally controlled radio back-end |
US7054392B2 (en) * | 2000-12-04 | 2006-05-30 | Stmicroelectronics N.V. | Process and device for estimating the successive values of digital symbols, in particular for the equalization of an information transmission channel in mobile telephony |
US7231001B2 (en) * | 2003-03-24 | 2007-06-12 | Agere Systems Inc. | Processing servo data having DC level shifts |
-
2006
- 2006-10-10 US US11/545,654 patent/US7365671B1/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5099194A (en) * | 1991-03-06 | 1992-03-24 | The United States Of America As Represented By The Secretary Of The Air Force | Digital frequency measurement receiver with bandwidth improvement through multiple sampling of real signals |
US5543792A (en) * | 1994-10-04 | 1996-08-06 | International Business Machines Corporation | Method and apparatus to enhance the efficiency of storing digitized analog signals |
US5693885A (en) * | 1996-06-10 | 1997-12-02 | Wavefield Image, Inc. | Sampling and reconstruction of propagating wavefields |
US6032284A (en) * | 1997-03-12 | 2000-02-29 | Cirrus Logic, Inc. | Trellis coding system for disc storage systems |
US6084916A (en) * | 1997-07-14 | 2000-07-04 | Vlsi Technology, Inc. | Receiver sample rate frequency adjustment for sample rate conversion between asynchronous digital systems |
US6084924A (en) * | 1998-03-13 | 2000-07-04 | International Business Machines Corporation | Asynchronous low sampling rate read channel using combination midpoint and linear interpolation |
US6606047B1 (en) * | 1998-05-20 | 2003-08-12 | Stmicroelectronics Nv | Methods and apparatus for estimating clipped samples during analog to digital conversion |
US6249395B1 (en) * | 1998-12-08 | 2001-06-19 | Stmicroelectronics, N.V. | Data recovery system particularly for systems utilizing partial response maximum likelihood detection |
US6727837B2 (en) * | 1999-07-09 | 2004-04-27 | Kromos Communications, Inc. | Method and a system of acquiring local signal behavior parameters for representing and processing a signal |
US6252464B1 (en) * | 1999-10-06 | 2001-06-26 | Cubic Defense Systems, Inc. | Numerically-controlled nyquist-boundary hopping frequency synthesizer |
US6810266B1 (en) * | 1999-11-16 | 2004-10-26 | Freescale Semiconductor, Inc. | Digitally controlled radio back-end |
US7054392B2 (en) * | 2000-12-04 | 2006-05-30 | Stmicroelectronics N.V. | Process and device for estimating the successive values of digital symbols, in particular for the equalization of an information transmission channel in mobile telephony |
US7231001B2 (en) * | 2003-03-24 | 2007-06-12 | Agere Systems Inc. | Processing servo data having DC level shifts |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090213917A1 (en) * | 2008-02-21 | 2009-08-27 | Honeywell International Inc. | Self-calibrating signal reconstruction system |
US8106800B2 (en) * | 2008-02-21 | 2012-01-31 | Honeywell International Inc. | Self-calibrating signal reconstruction system |
Also Published As
Publication number | Publication date |
---|---|
US7365671B1 (en) | 2008-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7365671B1 (en) | Communication channel with undersampled interpolative timing recovery | |
US7196644B1 (en) | Decoupling of analog input and digital output | |
US7768730B2 (en) | Base line control electronics architecture | |
JP5524968B2 (en) | System and method for reducing low frequency loss in magnetic storage devices | |
US7466766B2 (en) | Processing servo data having DC level shifts | |
US5862007A (en) | Method and apparatus for removing baseline shifts in a read signal using filters | |
US7872823B2 (en) | AGC loop with weighted zero forcing and LMS error sources and methods for using such | |
JP2005276412A (en) | Apparatus for providing dynamic equalizer optimization | |
US8122332B2 (en) | Method and apparatus for error compensation | |
US6307884B1 (en) | Dual decision feedback equalizer with selective attenuation to improve channel performance | |
US8762440B2 (en) | Systems and methods for area efficient noise predictive filter calibration | |
JP2003517695A (en) | Method and apparatus for correcting a digital asymmetric read signal | |
US8638891B2 (en) | Channel architecture with multiple signal processing branches for a given physical channel | |
US20130198421A1 (en) | Systems and Methods for Digital MRA Compensation | |
US7974037B2 (en) | Techniques for providing DC-free detection of DC equalization target | |
US6842303B2 (en) | Magnetic recording and/ or reproducing apparatus | |
US20020023248A1 (en) | Medium defect detection method and data storage apparatus | |
US8873614B1 (en) | Method and apparatus for using dual-viterbi algorithms to estimate data stored in a storage medium | |
KR20030029896A (en) | Waveform equalizer for obtaining a corrected signal and apparatus for reproducing information | |
JP4118561B2 (en) | Signal processing device, signal processing method, and information storage device | |
JP2007317350A (en) | Apparatus and method of detecting error symbol and disk drive using the same | |
US20130335844A1 (en) | Systems and Methods for Hybrid MRA Compensation | |
JPH1116279A (en) | Optical disk device | |
JPH08235790A (en) | Data reproducing device and measuring method for data error applied to the data reproducing device | |
JPH04372774A (en) | Digital data reproducing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ANDERSON, KENT D.;REEL/FRAME:018401/0184 Effective date: 20061006 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY AGREEMENT;ASSIGNORS:MAXTOR CORPORATION;SEAGATE TECHNOLOGY LLC;SEAGATE TECHNOLOGY INTERNATIONAL;REEL/FRAME:022757/0017 Effective date: 20090507 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATE Free format text: SECURITY AGREEMENT;ASSIGNORS:MAXTOR CORPORATION;SEAGATE TECHNOLOGY LLC;SEAGATE TECHNOLOGY INTERNATIONAL;REEL/FRAME:022757/0017 Effective date: 20090507 |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY INTERNATIONAL, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: SEAGATE TECHNOLOGY HDD HOLDINGS, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: MAXTOR CORPORATION, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 |
|
AS | Assignment |
Owner name: THE BANK OF NOVA SCOTIA, AS ADMINISTRATIVE AGENT, Free format text: SECURITY AGREEMENT;ASSIGNOR:SEAGATE TECHNOLOGY LLC;REEL/FRAME:026010/0350 Effective date: 20110118 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: SEAGATE TECHNOLOGY US HOLDINGS, INC., CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: EVAULT INC. (F/K/A I365 INC.), CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: SEAGATE TECHNOLOGY INTERNATIONAL, CAYMAN ISLANDS Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200429 |